MP4 | Video: h264, 1280x720 | Audio: AAC, 44.1 KHz, 2 Ch
Genre: eLearning | Language: English + srt | Duration: 116 lectures (8h 51m) | Size: 1.96 GB

The verification process is becoming complex and time-consuming day by day with advances in the Hardware Description Languages and IPs.

Step by Step Guide from Scratch

Usage of Functional Coverage in Verification

Implicit and Explicit Bins, Default bins

Illegal bins, Ignore bins, WIldcard bins Default bins

Covergroup, Sampling events, Reusable Covergroup

Transition bins and Cross Coverage

Usage of Functional Coverage in Verilog and SystemVerilog TB

Demonstrations of Functional Coverage with Counters, Priority Encoders, Adders, FIFO, SPI and few other RTL's

Fundamentals of Verilog

HDL has added capabilities that allow the engineer to Design and write Testbench for complex systems. But verifying designer intent and deciding set of right stimuli to meet the Verification plan is not always easy with HDL. Hence System Verilog introduces assertions and Coverage to fulfill this requirement by adding independent constructs to language. SystemVerilog assertions allow us to verify Designer intent in both Temporal and Non-Temporal domains. Functional Coverage act like feedback for the stimulus we are sending to DUT so that we could reach to best stimulus for verifying the plan in the least amount of time.

This course covers the fundamentals of different types of bins viz, Implicit bins, Explicit bins, Wildcard bins, Ignore bins, default bins, illegal bins with a demonstration of each of them in RTL. Fundamentals of Cover group, Reusable Covergroup, and different Sampling methods viz. event, sample() method, and User-defined Sample Method are discussed in detail. Functional Coverage gives us the ability to verify the relation between the signal by using Cross Coverage and detailed discussion on Cross coverage with different combination filtering strategies are covered in detail. Finally, Transition bins provide temporal abilities to Functional Coverage is also discussed in detail with projects demonstrating the usage of Functional Coverage in Verilog and SystemVerilog Testbench.

Anyone interested in adopting Functional Coverage in the Verification process to generate Stimulus meeting Verification plans






DOWNLOAD
uploadgig.com